Search Advanced Search
Newsletters | ACE Awards
Print Subscription | ProductCasts


www.model.com

 
EE Times: Latest News
Best or worst of times for CS R&D? Studies may say

Print This StorySend As EmailReprints
EE Times

While some U.S. government representatives have suggested there is no crisis in computer science research, government studies and legislative efforts are on the horizon that could ultimately affirm or rebut that assertion.

"The overall health of U.S. science and technology today is strong," John H. Marburger, President Bush's science adviser and director of the White House Office of Science and Technology Policy, told lawmakers during Congressional hearings in May. "We are spending three times as much as Japan on R&D and half again as much as all the European nations combined."

Proposed 2006 fiscal-year spending of $132 billion in total federal R&D is a record, and includes a $2.2 billion renewal of the government's main program targeting IT, Marburger said.

A bill proposing broad government coordination of high-end computing research (HR 28) passed the House in March and awaits Senate action. According to a legislative aide, that could occur before the current session adjourns. The May Congressional hearings generated no fresh legislation.

Meanwhile, several studies of the issue have been proposed. Bush's 2006 budget asks the National Academies to identify science and technology areas that require advancements in computing. The Senate Armed Services Committee has called on the Defense Department to review "the long-term practical and policy implications of the department's investment strategy for computing research" as part of the DOD's 2007 budget request.

In late September, Bush ordered the President's Council of Advisors on Science and Technology to take a broad look at federal IT spending. PCAST takes on the job from a separate presidential commission whose charter Bush did not renew.

"I have great confidence in PCAST, but I don't have confidence in this administration," said Edward D. Lazowska, a CS professor at the University of Washington, who had a leading role in the committee Bush let dissolve.



Print This StorySend As EmailReprints



eeProductCenter Launches SpecSearch®, New Parametric Parts Search Engine
In our continuing effort to enhance our site, eeProductCenter intorduces SpecSearch® powered by GlobalSpec. Click here.
  Free Subscription to EE Times
First Name   Last Name
Company Name   Title
Business Address   City
State

  Zip
Email address  
  Electronics Marketplace
Membrane Switches and Membrane Keyboards
Pannam Imaging, with its ISO 9001:2000 certification is the worldwide leader in the design and manufacture of custom membrane switch assemblies. Our digital printing capabilities allow for prototypes in less than 2 weeks.

Do You Speak EDA? Then you should be reading this.
Check out the EDA Tech Forum Journal, a free, quarterly publication created by, and for, the EE design community. Keep up with what industry analysts and fellow designers are saying about the latest EDA issues, trends and tools that impact your work.

Astec Power- World Leader in AC-DC and DC-DC Power
Download free catalogs and use Astec's Power Wizard to locate the power solution you need. Standard and custom embedded, bulk front end and board mount (POLA) power converters. Astec Power- your power supply needs solved.

Encryption and Security Algorithms Tutorial
A Primer on Encryption and Security Algorithms. A tutorial on symmetric/asymmetric encryption, cryptographic hashing, digital signatures, authentication and identification, including DES, 3DES, AES, RC4, SHA-1, RSA, DSA, CBC-MAC, HMAC, MD5, and ESP.

New Acqiris 10-bit Digitizers, 1-4 ch., 2-8 GS/s
Acqiris unveils new 10-bit digitizers with sampling rates of up to 8 GS/s. Single, dual or four-channel modules featuring a choice of front-end input mezzanines providing up to 3 GHz input bandwidth or switchable high impedance input coupling.



Buy a link NOW:

 







All White Papers »   

FEATURED TOPIC



ADDITIONAL TOPICS

Platform Design: Better Signal Integrity with FPGAs

Build high-speed designs using FPGAs with transceivers

Maximize content delivery to grow future networks

Learn what engineers want from memory products.

FPGA design constraints? Use Platform ASICs/Structured ASICs



  Sponsored Products

HOME | ABOUT | EDITORIAL CALENDAR | FEEDBACK | SUBSCRIPTIONS | NEWSLETTER | MEDIA KIT | CONTACT | REPRINTS
NETWORK WEBSITES
CommsDesign | DeepChip.com | Design & Reuse | Embedded.com | Embedded Edge Magazine | Embedded Computing Solutions | Planet Analog | eeProductCenter | Electronics Supply & Manufacturing | Inside [DSP] | Automotive DesignLine | Power Management DesignLine | Wireless Net DesignLine | Video/Imaging DesignLine | Green SupplyLine | Industrial Control DesignLine | Network Systems DesignLine | Digital TV DesignLine | Programmable Logic DesignLine | Audio DesignLine | Mobile Handset DesignLine |TechOnLine
INTERNATIONAL
EE Times JAPAN | EE Times Asia | EE Times CHINA | EE Times FRANCE | EE Times GERMANY | EE Times Korea | EE Times Taiwan | EE Times UK
Electronics Express | Elektronik i Norden | Electronics Supply & Manufacturing - China | Microwave Engineering Europe
NETWORK FEATURES
Career Center | Conference/Events | Custom Magazines | EE Times Info/Reader Service | GlobalSpec
NetSeminar Services | Sponsor Products | Subscribe to Print | Global Supply Chain Summit | Product Shopper| ProductCasts | Reprints | EDA Tech Forum